Regviz

Espressif Systems /ESP32-P4 /H264_DMA /IN_STATE_CH0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_STATE_CH0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/H264_DMA/IN_STATE_CH0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0INLINK_DSCR_ADDR_CH00IN_DSCR_STATE_CH0 0IN_STATE_CH0 0 (IN_RESET_AVAIL_CH0)IN_RESET_AVAIL_CH0

Description

RX CH0 state register

Fields

INLINK_DSCR_ADDR_CH0

This register stores the current inlink descriptor’s address.
IN_DSCR_STATE_CH0

This register stores the current descriptor state machine state.
IN_STATE_CH0

This register stores the current control module state machine state.
IN_RESET_AVAIL_CH0

This register indicate that if the channel reset is safety.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data